# TABLE OF CONTENTS:

PREFACE.

FEATURES.

1.0 INTRODUCTION.  
   1.1 Software.  
   1.2 Applications.  
   1.3 Ordering information.

2.0 HARDWARE.  
   2.1 Architecture.  
   2.2 Addressing Requirements.  
   2.3 Interconnections.  
   2.3.1 Output Connector.  
   2.3.2 Pin Definitions.  
   2.4 Timing Requirements.

3.0 SOFTWARE.  
   3.1 Programming the PC58  
   3.1.1 Address Allocation.  
   3.1.2 Register Functions.  
   3.1.3 Data Format.  
   3.2 Software Drivers and Demonstration Software.  
   3.2.1 Operation.  
   3.2.2 Software Drivers.  
   3.2.3 Sample Programs.

4.0 SINGLE AND DUAL SPEED SYSTEM SETUP.

BIBLIOGRAPHY

APPENDICES

| APPENDIX A | SPECIFICATIONS |
| APPENDIX B | APPLICATIONS |
PREFACE:

This manual is written for users of the PC58 series I/O cards. It provides all the necessary information required to successfully operate and program the PC58 series.

This manual assumes:

a) That you have a detailed knowledge of synchro and resolver operation.

b) That you are familiar with the PC environment.

c) That you are capable of writing your own programs or modifying the demonstration software for your own use.
FEATURES:

- LOW COST

- SYNCHRO OR RESOLVER OPTIONS AVAILABLE

- ACCURACY OF 8.5 ARC MINUTES (12 BITS)

- MODULES HAVE MAXIMUM 1us CONVERSION RATE

- HIGH QUALITY VELOCITY OUTPUTS

- DIRECTION BIT PROVIDED

- 1 TO 8 CHANNELS

- HIGH TRACKING RATE TO 100 RPS

- EXCITATION FREQUENCIES FROM 50 Hz TO 2600 Hz

- SOFTWARE SUPPLIED FOR DRIVING 1 AND 2-SPEED SYSTEMS

- SEPARATE REFERENCE INPUTS FOR EACH CHANNEL
1.0 INTRODUCTION.

The PC58 is a versatile, full size IBM PC card designed for 1 to 8 channels of tracking Resolver to Digital or Synchro to Digital conversion.

Options for input voltages of \(90V_{L-L}\), \(11.8V_{L-L}\), or \(2.5V_{L-L}\) are available. Options of frequency range vary from 50Hz to 2600Hz.

A high quality velocity output is provided for each channel which has a full scale voltage of \(\pm10V\). A direction bit is also provided for each channel, which is readable by software.

The card is double buffered and the 12 bit angle information is provided in two 8-bit bytes to the computer. The I/O addressing space is switch selectable with a DIP switch.

1.1 Software.

Complete Pascal and C software drivers and demonstration programs are provided. In addition to the normal single-speed software, two-speed driver software is provided to allow two-speed systems to be implemented.

1.2 Applications.

The multi-channel PC58 is designed for use in high performance control and simulation systems. With its very high tracking rates, the PC58 is an excellent choice for applications including motor control, antenna positioning, CNC machine tooling, robot axis control and process control.
1.3 Ordering Information.

Numerous models are provided:

Two SYNCHRO models are provided:

<table>
<thead>
<tr>
<th>MODEL</th>
<th>REF. VOLTAGE</th>
<th>L-L VOLTAGE</th>
<th>FREQUENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>115V</td>
<td>90V</td>
<td>50 – 2600Hz</td>
</tr>
<tr>
<td>B</td>
<td>26V</td>
<td>11.8V</td>
<td>50 – 2600Hz</td>
</tr>
</tbody>
</table>

Three RESOLVER models are provided:

<table>
<thead>
<tr>
<th>MODEL</th>
<th>REF. VOLTAGE</th>
<th>L-L VOLTAGE</th>
<th>FREQUENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>2.5 V</td>
<td>2.5 V</td>
<td>360 – 2600 Hz</td>
</tr>
<tr>
<td>D</td>
<td>26 V</td>
<td>11.8 V</td>
<td>50 – 2600 Hz</td>
</tr>
<tr>
<td>E</td>
<td>115 V</td>
<td>90 V</td>
<td>50 – 2600 Hz</td>
</tr>
</tbody>
</table>

TRACKING RATES

- 60 Hz: 20 RPS
- 400 Hz: 50 RPS
- 2600 Hz: 100 RPS
2.0 HARDWARE.

2.1 Architecture:

The PC58 is a full size IBM PC card which can accept up to eight channels of synchro or resolver to digital conversion channels. The maximum resolution is 12 bits, however, the resolution can be much improved if a two-speed system is set up with two single-speed systems and the appropriate software drivers.

The synchro or resolver signals are converted to digital angle information, which is updated at each equivalent least significant bit change of the shaft. The data is transferred via latches to the PC at a read instruction from the PC. It is arranged in two bytes per channel, therefore two reads from the PC will be required. A direction bit is provided so that the direction of each channel can be read into the PC. An inhibit latch is also provided to prevent a channel latch from being updated while it is being read. A BUSY status-latch can be polled for busy status. The BUSY status is set when a channel has had a least significant bit change. The BUSY latch can be reset. An interrupt mode can also be set up to update the channels transparently.
BLOCK DIAGRAM OF PC58
2.2 Addressing Requirements.

The PC58 card uses 20 I/O addresses and the base address is factory preset to be located at $320. This location may be adjusted by setting a DIP switch on the PC58 card. The address locations may be varied from $0000 to $0FE0 in steps of 32.

The address in decimal is set by the following formula:

\[
A = 16 \times (SW1 \times 128 + SW2 \times 64 + SW3 \times 32 + SW4 \times 16 + SW5 \times 8 + SW6 \times 4 + SW7 \times 2).
\]

\((ON = 1; \ OFF = 0)\)

<table>
<thead>
<tr>
<th>A = $320</th>
<th>SW1 SW2 SW3 SW4 SW5 SW6 SW7</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>OFF ON ON OFF OFF OFF ON</td>
</tr>
</tbody>
</table>

eg. \(A = $700\)

<table>
<thead>
<tr>
<th>SW1 SW2 SW3 SW4 SW5 SW6 SW7</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF ON ON ON OFF OFF OFF</td>
</tr>
</tbody>
</table>
2.3 Interconnections.

2.3.1 Output Connector.

The output connector on the PC58 board is a **male** DB50 connector. The connections are shown below:

<table>
<thead>
<tr>
<th></th>
<th>REFGND</th>
<th>18</th>
<th>VELGN D</th>
<th>34</th>
<th>FS1</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>AVEL</td>
<td>19</td>
<td>FVEL</td>
<td>35</td>
<td>FS2</td>
</tr>
<tr>
<td>3</td>
<td>AS1</td>
<td>20</td>
<td>EREF</td>
<td>36</td>
<td>FS3</td>
</tr>
<tr>
<td>4</td>
<td>AS2</td>
<td>21</td>
<td>ES4</td>
<td>37</td>
<td>FS4</td>
</tr>
<tr>
<td>5</td>
<td>AS3</td>
<td>22</td>
<td>ES3</td>
<td>38</td>
<td>FREF</td>
</tr>
<tr>
<td>6</td>
<td>AS4</td>
<td>23</td>
<td>ES2</td>
<td>39</td>
<td>GVEL</td>
</tr>
<tr>
<td>7</td>
<td>AREF</td>
<td>24</td>
<td>ES1</td>
<td>40</td>
<td>GS1</td>
</tr>
<tr>
<td>8</td>
<td>BVEL</td>
<td>25</td>
<td>EVEL</td>
<td>41</td>
<td>GS2</td>
</tr>
<tr>
<td>9</td>
<td>BS1</td>
<td>26</td>
<td>DREF</td>
<td>42</td>
<td>GS3</td>
</tr>
<tr>
<td>10</td>
<td>BS2</td>
<td>27</td>
<td>DS4</td>
<td>43</td>
<td>GS4</td>
</tr>
<tr>
<td>11</td>
<td>BS3</td>
<td>28</td>
<td>DS3</td>
<td>44</td>
<td>GREF</td>
</tr>
<tr>
<td>12</td>
<td>BS4</td>
<td>29</td>
<td>DS2</td>
<td>45</td>
<td>HVEL</td>
</tr>
<tr>
<td>13</td>
<td>BREF</td>
<td>30</td>
<td>DS1</td>
<td>46</td>
<td>HS1</td>
</tr>
<tr>
<td>14</td>
<td>CVEL</td>
<td>31</td>
<td>DVEL</td>
<td>47</td>
<td>HS2</td>
</tr>
<tr>
<td>15</td>
<td>CS1</td>
<td>32</td>
<td>CREF</td>
<td>48</td>
<td>HS3</td>
</tr>
<tr>
<td>16</td>
<td>CS2</td>
<td>33</td>
<td>CS4</td>
<td>49</td>
<td>HS4</td>
</tr>
<tr>
<td>17</td>
<td>CS3</td>
<td>34</td>
<td></td>
<td>50</td>
<td>HREF</td>
</tr>
</tbody>
</table>
2.3.2 Pin Definitions.

Note that prefix A, B, C, D, E, F, G or H refers to the channel numbers 1, 2, 3, 4, 5, 6, 7 or 8 respectively.

a) **REFGND and xREF**: REFGND is the common reference point to which all REFLO points from each channel are connected. The xREF points are REFHI points and can be of different frequencies and voltages, depending on the modules. Therefore the reference sources must be connected to REFGND and AREF, BREF, etc. The reference voltage and frequency must be accurate to within ±10% of voltage and frequency to maintain the quoted accuracies of the converters. A solid state reference oscillator can be used. The ordering code is PC42.
b) \( \text{xS1, xS2, xS3, and xS4} \) are the inputs to the converters. These pins are connected to the synchro or resolver. For a synchro type, S1, S2, and S3 of the synchro go to S1, S2, and S3 of the converter. The rotor connections are R1 to xREF (REFHI) and R2 to REFGND (REFLO).

For a resolver, there are two conventions for connection to the modules:

<table>
<thead>
<tr>
<th>R2 - R4 Excited</th>
<th>R1 - R3 Excited</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESOLVER</td>
<td>CONVERTER</td>
</tr>
<tr>
<td>R2 TO RH</td>
<td>R1 TO RH</td>
</tr>
<tr>
<td>R4 TO RL</td>
<td>R3 TO RL</td>
</tr>
<tr>
<td>S1 TO S1</td>
<td>S3 TO S3</td>
</tr>
<tr>
<td>S2 TO S2</td>
<td>S4 TO S4</td>
</tr>
<tr>
<td>S3 TO S3</td>
<td>S4 TO S4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RESOLVER</th>
<th>CONVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1 TO S1</td>
<td></td>
</tr>
<tr>
<td>S2 TO S1</td>
<td></td>
</tr>
<tr>
<td>S3 TO S2</td>
<td></td>
</tr>
<tr>
<td>S4 TO S3</td>
<td></td>
</tr>
</tbody>
</table>

For a resolver, there are two conventions for connection to the modules:

<table>
<thead>
<tr>
<th>R2 - R4 Excited</th>
<th>R1 - R3 Excited</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESOLVER</td>
<td>CONVERTER</td>
</tr>
<tr>
<td>R2 TO RH</td>
<td>R1 TO RH</td>
</tr>
<tr>
<td>R4 TO RL</td>
<td>R3 TO RL</td>
</tr>
<tr>
<td>S1 TO S1</td>
<td>S3 TO S3</td>
</tr>
<tr>
<td>S2 TO S2</td>
<td>S4 TO S4</td>
</tr>
<tr>
<td>S3 TO S3</td>
<td>S4 TO S3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RESOLVER</th>
<th>CONVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1 TO S1</td>
<td></td>
</tr>
<tr>
<td>S2 TO S1</td>
<td></td>
</tr>
<tr>
<td>S3 TO S2</td>
<td></td>
</tr>
<tr>
<td>S4 TO S3</td>
<td></td>
</tr>
</tbody>
</table>

c) \( \text{xVEL} \) are the velocity outputs from the channels. The converter generates an analogue voltage proportional to the angular velocity of the shaft. The velocity output has a full scale voltage of ±10V. An external device can be connected to \( \text{xVEL} \) and VELGND.
2.4 Timing Requirements.

Up to a maximum of 1.050 us after the converter busy line has gone high, the data is available.

The converter ignores an inhibit signal if it is applied during an increment command.

\[
\text{delay } D = \frac{\text{RATE}}{4096 \times \text{RATE}} \quad \text{where RATE is the shaft velocity}
\]

eg. The max. tracking rate for a 400Hz synchro on the PC58 is 50RPS.

\[
D = \frac{30.7\text{us}}{4096 \times 50} = 30.7\text{us}
\]

The PC58 uses high-speed components, thereby allowing it to be addressed with zero wait states.
3.0 SOFTWARE.

3.1 Programming the PC58.

3.1.1 Address Allocation:

The PC58 uses 20 consecutive address locations in the I/O space:

<table>
<thead>
<tr>
<th>ADDRESS OFFSET FROM BASE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFFSET = 0</td>
<td>CHANNEL 1 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 1</td>
<td>CHANNEL 1 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 2</td>
<td>CHANNEL 2 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 3</td>
<td>CHANNEL 2 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 4</td>
<td>CHANNEL 3 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 5</td>
<td>CHANNEL 3 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 6</td>
<td>CHANNEL 4 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 7</td>
<td>CHANNEL 4 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 8</td>
<td>CHANNEL 5 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 9</td>
<td>CHANNEL 5 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 10</td>
<td>CHANNEL 6 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 11</td>
<td>CHANNEL 6 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 12</td>
<td>CHANNEL 7 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 13</td>
<td>CHANNEL 7 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 14</td>
<td>CHANNEL 8 LOW BYTE</td>
</tr>
<tr>
<td>OFFSET = 15</td>
<td>CHANNEL 8 HIGH BYTE</td>
</tr>
<tr>
<td>OFFSET = 16</td>
<td>CHANNEL INHIBIT</td>
</tr>
<tr>
<td>OFFSET = 17</td>
<td>DIRECTION STATUS</td>
</tr>
<tr>
<td>OFFSET = 18</td>
<td>BUSY STATUS</td>
</tr>
<tr>
<td>OFFSET = 19</td>
<td>CLEAR BUSY STATUS</td>
</tr>
</tbody>
</table>

3.1.2 Register Functions.

OFFSET 0 TO 15 – ANGLE DATA – READ ONLY

Note that the data is right justified and hence the lower 8 bits are read from the LOW BYTE LATCH, whilst the upper 4 bits are read
from the HIGH BYTE LATCH. See bit weights in the latter bit weight table.
## OFFSET 16 - CHANNEL INHIBIT REGISTER - WRITE ONLY

<table>
<thead>
<tr>
<th>BIT:</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHAN. NUMBER:</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

BIT SET = INHIBIT  
BIT CLEAR = ENABLE

## OFFSET 17 - DIRECTION STATUS REGISTER - READ ONLY

<table>
<thead>
<tr>
<th>BIT:</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHAN. NUMBER:</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

BIT SET = COUNTING DOWN  
BIT CLEAR = COUNTING UP

## OFFSET 18 - CHANNEL BUSY STATUS - READ ONLY

<table>
<thead>
<tr>
<th>BIT:</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHAN. NUMBER:</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

BIT SET = BUSY

## OFFSET 19 - CLEAR CHANNEL BUSY STATUS - WRITE ONLY

WRITE A '0' TO THE RELEVANT LOCATION
3.1.3 Data Format.

<table>
<thead>
<tr>
<th>BIT</th>
<th>SHAFT ANGLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>180.0000</td>
</tr>
<tr>
<td>D12</td>
<td>90.0000</td>
</tr>
<tr>
<td>D11</td>
<td>45.0000</td>
</tr>
<tr>
<td>D10</td>
<td>22.5000</td>
</tr>
<tr>
<td>D9</td>
<td>11.2500</td>
</tr>
<tr>
<td>D8</td>
<td>5.6250</td>
</tr>
<tr>
<td>D7</td>
<td>2.8125</td>
</tr>
<tr>
<td>D6</td>
<td>1.4063</td>
</tr>
<tr>
<td>D5</td>
<td>0.7031</td>
</tr>
<tr>
<td>D4</td>
<td>0.3516</td>
</tr>
<tr>
<td>D3</td>
<td>0.1758</td>
</tr>
<tr>
<td>D2</td>
<td>0.0879</td>
</tr>
<tr>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td></td>
</tr>
</tbody>
</table>

eg. An angle of 224 degrees would be 101000000000 binary or 2800 Hex.

3.2 Software Drivers and Demonstration Software.

3.2.1 Operation.

There are two modes of operation:

a) **Synchronous mode** where the data is read randomly.

b) **Asynchronous mode** where the data is read after each LSB shaft angle change.
a) For **synchronous mode**, the following algorithm is required:

INITIALIZE: SET INHIBIT = 0.

STEP 1: SET INHIBIT = 1.

STEP 2: WAIT MINIMUM OF 1us.

STEP 3: READ HIGH BYTE OF WHATEVER CHANNEL REQUIRED.

STEP 4: READ LOW BYTE OF WHATEVER CHANNEL REQUIRED.

STEP 5: SET INHIBIT = 0.

b) For **synchronous mode**, the following algorithm is required:

INITIALIZE: SET INHIBIT = 0.

WAIT FOR INTERRUPT OR POLL BUSY STATUS REGISTER FOR CONVERTER BUSY.

STEP 2: CHECK BUSY STATUS REGISTER TO DETERMINE WHICH CHANNEL IS READY.

STEP 3: SET INHIBIT = 1.

STEP 4: READ HIGH BYTE OF WHATEVER CHANNEL REQUIRED.

STEP 5: READ LOW BYTE OF WHATEVER CHANNEL REQUIRED.

STEP 6: SET INHIBIT = 0.

**NOTE:** THE ORDER OF BYTE RETRIEVAL IS IRRELEVANT I.E. HIGH BYTE / LOW BYTE RETRIEVAL IS UNIMPORTANT.
If all 8 channels are used, the above routines can be modified by merely looping the algorithms and reading the relevant channel on each iteration of the loop.

If fewer channels are used, the INHIBIT register can be set up to disable the unused channels.

**If interrupt mode is used, an interrupt jumper must be inserted in one of four positions to set up INT2, INT3, INT4 or INT5.**

**Note that INT2 should only be used on PC XT systems.**

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>PC XT</th>
<th>PC AT</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>INT2</td>
<td>unused</td>
</tr>
<tr>
<td>W2</td>
<td>INT3</td>
<td>unused</td>
</tr>
<tr>
<td>W3</td>
<td>INT4</td>
<td>serial port 1</td>
</tr>
<tr>
<td>W4</td>
<td>INT5</td>
<td>unused</td>
</tr>
</tbody>
</table>

The following formula can be used to convert the two bytes of each channel to a shaft angle:

\[
\text{Ship angle} = \frac{\text{HIGH BYTE} \times 256 + \text{LOW BYTE}}{4096} \times 360
\]

[shaft angle in degrees]

Full software drivers for single and dual speed systems are provided. The drivers are written in Borland C++ and Turbo Pascal. Fortran and Basic drivers will be available shortly. Also included, is full demonstration software, which can be used in real applications.
3.2.2 Software Drivers.

A number of driver routines are provided in Turbo Pascal, Borland C++, and Microsoft QuickC on the accompanying disc. These can be converted to other versions of C and Pascal by modifying the interrupt functions. The driver files are broken up as follows:

- pc58.c : the c drivers
- pc58g.pas : the general Pascal drivers
- pc58i.pas : the Pascal interrupt drivers

If the interrupt drivers are not used, then the pc58i.tpu unit files can be omitted.

The functions are:

- set_base : sets card base address.
- set_num_chan : sets number of channels available on the card.
- clears the channel array for initialization.
- returns the status of a single channel. Returns True if the channel latch has been updated.
- direction : returns the direction of a single channel. '0' = counting up.
- read_angle : returns the angle of a single channel in degrees.
- read_2speed_angle : returns the angle of two channels in degrees for a two-speed system. The gear ratio must also be passed.
process_CB : returns the status of the busy register. Returns True if the channel latch has been updated. Also automatically updates the channel array each time it is called.

combine_2_speed : combines two channels for a two-speed system. The gearing ratio must also be passed.

I_read_angle : returns the angle of a single channel in integer format.

I_to_R : converts integer values to floating point values.

init_int : initialises the interrupt routine. The interrupt routine automatically updates the channel array.

restate_old_int : reinstates the old interrupt handler.

Channel array is a global array and the data from the process_CB function and interrupt handler are stored in this array. Channels 0 to 7 are stored in sequence. The variable num_chan is also global and holds the number of channels to be processed.

For C the function prototypes are:

```c
void set_base(unsigned int base_add);
   input parameters: base_add

void set_num_chan(int num);
   input parameters: num [1 to 8]
```
int  direction(int chan_num);
   input parameters: chan_num [0 to 7]

void clr_chan_array();
   input parameters: none

int status(int chan_num);
   input parameters: chan_num [0 to 7]

float read_angle(int chan_num);
   input parameters: chan_num [0 to 7]

float read_2speed_angle(float ratio, int chan_num1,
                          int chan_num2);
   input parameters: ratio
                  chan_num1 [0..7]
                  chan_num2 [0..7]

int process_CB();
   input parameters: none

float combine_2_speed(int ratio, int fine_chan,
                       int coarse_chan);
   input parameters: ratio
                   coarse_chan [0..7]
                   fine_chan [0..7]

int I_read_angle(int chan_num);
   input parameters: chan_num [0 to 7]

float I_to_R(int angle_in);
   input parameters: angle_in

void init_int(int int_num);
   input parameters: int_num [2, 3, 4, or 5]

void restate_old_int();
input parameters: none

Global variables:

    int chan_array[8]
    int num_chan

When using the drivers, the include file PC58.h must be incorporated in the main source file. Please do not forget to create project files.

The correct function prototypes and calls for Microsoft QuickC and Borland C++ must be set up. This is done by setting the constant:

    #define lang QC for Microsoft QuickC
or    #define lang BC for Borland C++.

The project is then compiled. Most versions of Microsoft C and Borland C will also work with these settings.

For Pascal the function prototypes are:

procedure set_base(base_add : word);
    input parameters: base_add

procedure set_num_chan(num : integer);
    input parameters: num [1 to 8]

function direction(chan_num : integer) : boolean;
    input parameters: chan_num [0 to 7]

procedure clr_chan_array;
    input parameters: none
function status(chan_num : integer) : boolean;
  \textbf{input parameters:} chan_num [0 to 7]

function read_angle(chan_num : integer) : real;
  \textbf{input parameters:} chan_num [0 to 7]

function read_2speed_angle(ratio : real, chan_num1; chan_num2 : integer) : real;
  \textbf{input parameters:}
  ratio
  chan_num1 [0..7]
  chan_num2 [0..7]

function process_CB : boolean;
  \textbf{input parameters:} none

function combine_2_speed(ratio : integer, fine_chan; coarse_chan : word) : real;
  \textbf{input parameters:}
  ratio
  coarse_chan [0..7]
  fine_chan [0..7]

function I_read_angle(chan_num : integer) : integer;
  \textbf{input parameters:} chan_num [0 to 7]

function I_to_R(angle_in : integer) : real;
  \textbf{input parameters:} angle_in

procedure init_int(int_num : integer);
  \textbf{input parameters:} int_num [2, 3, 4, or 5]

procedure restate_old_int;
  \textbf{input parameters:} none
Global variables:

    chan_array[0..7] of integer;
    num_chan : integer;

When using the drivers, the unit **PC58g.tpu** must be incorporated in the main source file. If the interrupt drivers are used, then the include file **PC58i.tpu** must also be incorporated in the main source file.

**Note I:** The PC58i.pas unit is written in Turbo Pascal and will have to be modified and recompiled for Microsoft Pascal.

**Note II:** If an invalid channel number is read with read_angle or read_2speed_angle, -1 is returned.
3.2.3 Sample Programs.

Six sample programs are provided in Turbo Pascal and Borland C++. These can be converted to other versions of C and Pascal by modifying the clrscr functions, gotoxy functions, and delay functions to equivalents. The ‘.exe’ files are also provided.

Programs for single speed systems:

   PC58eg1.c and PC58eg1.pas : synchronous system
   PC58eg2.c and PC58eg2.pas : asynchronous system
   PC58eg3.c and PC58eg3.pas : interrupt driven

Programs for two speed systems:

   PC58eg4.c and PC58eg4.pas : synchronous system
   PC58eg5.c and PC58eg5.pas : asynchronous system
   PC58eg6.c and PC58eg6.pas : interrupt driven

The ‘.exe’ files for PC58eg1 to PC58eg6 are also provided.

Program Description:

PC58eg1.X reads all the channels synchronously and prints the angles on the screen. The read_angle function is used to read in the data.

PC58eg2.X reads all the channels asynchronously and prints the angles on the screen. The process_CB function is used to poll the busy status register for a latch update and automatically update the relevant locations in the channel array. The I_to_R function is used in the main program to convert the integer data from the channel array to floating point angle values.
**PC58eg3.X** reads all the channels asynchronously using interrupts and prints the angles on the screen. The interrupt handler is used to update the channel array transparent to the main program. The `I_to_R` function is used in the main program to convert the integer data from the channel array to floating point angle values.

**PC58eg4.X** reads all the channels synchronously and prints the angles on the screen. The `read_2speed_angle` function is used to read in the data.

**PC58eg5.X** reads all the channels asynchronously and prints the angles on the screen. The `process_CB` function is used to poll the busy status register for a latch update and automatically update the relevant locations in the channel array. The function `combine_2_speed` is then used to combine two channels for the two speed angle data.

**PC58eg6.X** reads all the channels asynchronously using interrupts and prints the angles on the screen. The interrupt handler is used to update the channel array transparent to the main program. The function `combine_2_speed` is then used to combine two channels for the two speed angle data.

**Note I:** Do not forget to set up the project files in C.

**Note II:** In all the two speed systems, the fine channel is the first channel and the coarse channel is the following channel.
4.0 Single and Dual Speed System Setup.

Dual speed system:
2-Channel Single Speed System
BIBLIOGRAPHY:

1) SYNCHRO CONVERSION: ILC DATA DEVICE CORPORATION, 1990.

2) SYNCHRO AND RESOLVER CONVERSION: ANALOG DEVICES, 1980.
APPENDIX B

APPLICATIONS

(From Synchro & Resolver Conversion - Analog Devices)